Amendments to the Claims:

This listing of claims will replace all prior versions and listings of claims in the application:

Listing of Claims:

A computer processor for processing (i) instruction packets 1. (Currently Amended) 1.

comprising a plurality of only control instructions, and (ii) instruction packets comprising a plurality

of instructions comprising at least one data processing instruction, the processor comprising:

a decode unit for decoding sequentially the instruction packets fetched from a memory

holding a sequence of the instruction packets; and

first and second a control processing channels channel capable of performing control

operations, the control processing each channel comprising a plurality of functional units including a

control register file having a first bit width[[,]] wherein the first processing channel is capable of

performing control operations and comprises a control register file having a first bit width; and

the second a data processing channel [[is]] capable of performing data processing operations

at least one input of which is a vector, the data processing channel comprising a plurality of

functional units including and comprises a data register file having a second bit width, wider than the

first bit width;

wherein the decode unit [[is]] comprises decode circuitry configured to decode identification

bits of each instruction packet to determine which type (i), (ii), of instruction packet is being

decoded, and control circuitry configured to pass the plurality of only control instructions from an

instruction packet of type (i) to the control processing channel when the decode circuitry indicates so

and to pass the plurality of instructions comprising at least one data processing instruction from an

instruction packet of type (ii) to the data processing channel when the decode circuitry indicates so;

wherein, in use the decode unit causes instructions of (i) instruction packets comprising

operable to detect for each instruction packet whether the instruction packet defines (i) a plurality of

only control instructions to be executed sequentially on the control first processing channel; and or

(ii)

Amdt, dated 10 March 2008

Reply to Office Action of 09 October 2007

wherein, in use the decode unit causes instructions of (ii) instruction packets comprising a

plurality of instructions comprising at least one data processing instruction to be executed

simultaneously on the data processing second execution channel, and to control the first and second

channels in dependence on said detection.

2. (Currently Amended) A computer processor according to claim 1, wherein the first control

processing channel further comprises a branch unit and a control execution unit.

3. (Currently Amended) A computer processor according to claim 1, wherein the second data

processing channel further comprises a fixed data execution unit and a configurable data execution

unit.

4. (Original) A computer processor according to claim 3, wherein the fixed data execution unit and

the configurable data execution unit both operate according to a single instruction multiple data

format.

5. (Currently Amended) A computer processor according to claim 1, wherein the first control

and second data processing channels share a load store unit.

6. (Currently Amended) A computer processor according to claim 5, wherein the load store unit

uses control information supplied by the first control processing channel and data supplied by the

second data processing channel.

7. (Original) A computer processor according to claim 1, wherein the instruction packets are all of

equal bit length.

8. (Original) A computer processor according to claim 7, wherein the instruction packets are all of

a 64-bit length.

9. (Original) A computer processor according to claim 1, wherein the control instructions are all of

a bit length between 18 and 24 bits.

Amdt, dated 10 March 2008

Reply to Office Action of 09 October 2007

10. (Original) A computer processor according to claim 9, wherein the control instructions are all of

a 21-bit length.

11. (Original) A computer processor according to claim 7, wherein the nature of each instruction in

an instruction packet is selected at least from a control instruction, a data instruction, and a memory

access instruction.

12. (Original) A computer processor according to claim 11, wherein the bit length of each data

instruction is 34 bits.

13. (Original) A computer processor according to claim 11, wherein the bit length of each memory

access instruction is 28 bits.

A computer processor according to claim 1, wherein when the decode 14. (Currently Amended)

unit detects that the instruction packet defines three control instructions, the decode unit is operable

to supply the first control processing channel with the three control instructions whereby the three

control instructions are executed sequentially.

15. (Currently Amended) A computer processor according to claim 1, wherein when the decode

unit detects that the instruction packet defines two instructions comprising at least one data

instruction, the decode unit is operable to supply the second data processing channel with at least the

data instruction whereby the two instructions are executed simultaneously.

16. (Previously Presented) A computer processor according to claim 1, wherein the decode unit is

operable to read the values of a set of designated bits at predetermined bit locations in each

instruction packet of the sequence, to determine:

a) whether the instruction packet defines a plurality of control instructions or a plurality of

instructions of which at least one is a data instruction; and

b) where the instruction packet defines a plurality of instructions of which at least one is a

data instruction, the nature of each of the two instructions selected from: a control instruction; a data

Amdt. dated 10 March 2008

Reply to Office Action of 09 October 2007

instruction; and a memory access instruction.

17. (Original) A computer processor according to claim 3, wherein the configurable data execution

unit is capable of executing more than two consecutive operations on the data provided by a single

issued instruction before returning a result to a destination register file.

18. (Currently Amended) A method of operating a computer processor for processing (i)

instruction packets comprising a plurality of only control instructions, and (ii) instruction packets

comprising a plurality of instructions comprising at least one data processing instruction, the

processor which comprises comprising a decode unit for decoding sequentially the instruction

packets fetched from a memory holding the instruction packets; a control first and second processing

channels channel each comprising a plurality of functional units[[,]] wherein the first processing

channel comprises including a control register file having a first bit width; and a data the second

processing channel comprises comprising a plurality of functional units including a data register file

having a second bit width, wider than the first bit width, the method comprising:

decoding an instruction packet to detect whether the instruction packet defines a plurality of

control instructions of equal length or two instructions comprising at least one data instruction, at

least one of which is a vector identification bits of each instruction packet to determine which type

(i), (ii), of instruction packet is being decoded, and passing the plurality of only control instructions

from an instruction packet of type (i) to the control processing channel when the decode circuitry

indicates so and passing the plurality of instructions comprising at least one data processing

instruction from an instruction packet of type (ii) to the data processing channel when the decode

circuitry indicate so;

when the instruction packet defines (i) a plurality of only control instructions of equal length,

supplying the control instructions to the first control processing channel wherein whereby the control

instructions are executed sequentially; and

when the instruction packet defines (ii) a plurality of instructions comprising at least one data

processing instruction, supplying at least the data instruction to the second data processing channel

wherein whereby the plurality of instructions are executed simultaneously.

Amdt. dated 10 March 2008

Reply to Office Action of 09 October 2007

19.-20. (Canceled)

A computer program product comprising program code means which 21. (Currently Amended)

include a sequence of instruction packets,

said instruction packets including a first type of instruction packet comprising a plurality of

only control instructions of substantially equal length, and a second type of instruction packet

comprising a plurality of first and second instructions including comprising at least one data

processing instruction,

said instruction packets including at least one indicator bit at a designated bit location within

the instruction packet, wherein the computer program product is adapted to run on a computer such

that said indication bit is adapted to cooperate with a decode unit of the computer to designate

whether:

a) the instruction packet defines a plurality of only control instructions or a plurality of

instructions comprising of which at least one is a data processing instruction; and

b) in the case when there is a plurality of instructions comprising at least one data instruction,

the nature of each of the first and second instructions selected from: a control instruction; a data

instruction; and a memory access instruction.